Digital Implementation

Latest Posts

Discussion

Low-Power Tip of the Week: Using standard logic gates for isolation

Category: Digital Implementation

By archive

$usertype
•
started over 18 years ago

0 replies • 14190 views
Discussion

Typical Overflow ?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

11 replies • 20131 views
Discussion

connecting I/O pins together without inserting buffer

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

4 replies • 2799 views
Discussion

SDC file-HOLD and Setup Time

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

14 replies • 25652 views
Discussion

How to correlate RC/PLE results with FE/CTE?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 1304 views
Discussion

How to specify the distance between 2 macros (top,left,bottom,right) in the multiple row in FP

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

4 replies • 1380 views
Discussion

Tip of the week : Always-on Buffers

Category: Digital Implementation

By archive

$usertype
•
started over 18 years ago

0 replies • 18774 views
Discussion

DRC clean with encounter, DRC error with calibre

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

4 replies • 19587 views
Discussion

multi mode timing optimisation

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

4 replies • 14875 views
Discussion

CTE commands

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 14862 views
Discussion

Generating min/max SDF files when in MMMC

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 3201 views
Discussion

How SOC Encounter keep the hierarchy information?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

4 replies • 14478 views
Discussion

CTE-TCL to get one timing path ?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 16492 views
Discussion

Using undesirable Metal Layer when using filler

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

3 replies • 15347 views
Discussion

help: low power FFT processor

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 14007 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.