• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Dynamic Power Analysis

    Category: Digital Implementation

    By Meghz

    •

    started over 12 years ago

    0 replies • 15372 views
  • Discussion

    Using RTL compiler PLE with DEF flow

    Category: Digital Implementation

    By tompy

    •

    updated over 12 years ago by grasshopper

    2 replies • 15440 views
  • Discussion

    Regarding Domain crossing Net optmisation

    Category: Digital Implementation

    By archive

    •

    started over 12 years ago

    0 replies • 14337 views
  • Discussion

    ostrich comparision issue

    Category: Digital Implementation

    By saikrishna

    •

    updated over 12 years ago by MJ Cad

    1 replies • 15432 views
  • Discussion

    Tool is hanging while capacitance extraction in QRC 13.10.302 version

    Category: Digital Implementation

    By Sanath Yadav

    •

    started over 12 years ago

    0 replies • 14210 views
  • Discussion

    how to add a global net

    Category: Digital Implementation

    By anil chatrathi

    •

    updated over 12 years ago by wally1

    4 replies • 18477 views
  • Discussion

    Via array is missing when importing DEF into Virtuoso

    Category: Digital Implementation

    By Ted345

    •

    started over 12 years ago

    0 replies • 14694 views
  • Discussion

    postRoute in EDI13.2

    Category: Digital Implementation

    By BackerShu

    •

    updated over 12 years ago by ajay01

    12 replies • 25061 views
  • Discussion

    why my ELC internal power result so large???

    Category: Digital Implementation

    By Willvlsi

    •

    started over 12 years ago

    0 replies • 14405 views
  • Discussion

    WARNING(SPMHNI-184): Device library warning detected.

    Category: Digital Implementation

    By maberu

    •

    updated over 12 years ago by oldmouldy

    1 replies • 3357 views
  • Discussion

    [Help] Warnings about metal layers in .map file

    Category: Digital Implementation

    By BackerShu

    •

    updated over 12 years ago by Kari

    3 replies • 19129 views
  • Discussion

    SOC Encounter producing functionality error

    Category: Digital Implementation

    By fieldy

    •

    started over 12 years ago

    0 replies • 14379 views
  • Discussion

    Timing constraine problem in synthesis

    Category: Digital Implementation

    By KUMARJAYA

    •

    updated over 12 years ago by grasshopper

    1 replies • 15129 views
  • Discussion

    TSMC 65nm GDS Import Problem

    Category: Digital Implementation

    By M Refaat

    •

    updated over 12 years ago by Kari

    3 replies • 17464 views
  • Discussion

    Connecting PMOS body to ground

    Category: Digital Implementation

    By MaK78

    •

    started over 12 years ago

    0 replies • 14827 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information