Digital Implementation

Latest Posts

Discussion

How to achieve align placement?

Category: Digital Implementation

By QQEDA
•
updated over 13 years ago by Kari

1 replies • 14602 views
Discussion

How to install ARM logic library in Cadence SoC Encounter

Category: Digital Implementation

By Prasannacpc
•
updated over 13 years ago by Kari

1 replies • 14531 views
Discussion

.cdb file used in SI analysis

Category: Digital Implementation

By vlsiproject
•
updated over 13 years ago by Kari

2 replies • 18359 views
Discussion

gds to def convertion in Virtuso layout editor

Category: Digital Implementation

By archive
•
updated over 13 years ago by Kari

1 replies • 16675 views
Discussion

report all paths for same start point and end point

Category: Digital Implementation

By ajay01
•
updated over 13 years ago by ajay01

3 replies • 20217 views
Discussion

rerun a certain step in foundation flow..?

Category: Digital Implementation

By Arslan
•
updated over 13 years ago by wally1

1 replies • 15011 views
Discussion

SITE info for STD cells

Category: Digital Implementation

By IrfanD
•
updated over 13 years ago by IrfanD

2 replies • 15069 views
Discussion

Transistor Level Design

Category: Digital Implementation

By Ms urvashiec
•
started over 13 years ago

0 replies • 14624 views
Discussion

max_transition violations

Category: Digital Implementation

By vimalraj205
•
updated over 13 years ago by vimalraj205

2 replies • 15192 views
Discussion

Multiple vias in encounter

Category: Digital Implementation

By Arslan
•
updated over 13 years ago by Arslan

2 replies • 14927 views
Discussion

Exporting GDS Layout from Encounter with Connectivity Information

Category: Digital Implementation

By francescodc
•
updated over 13 years ago by wally1

1 replies • 16507 views
Discussion

unplaced pins??

Category: Digital Implementation

By Arslan
•
updated over 13 years ago by wally1

1 replies • 15553 views
Discussion

Question on #LM Placement using EDI 10.1 USR3

Category: Digital Implementation

By JAUB
•
started over 13 years ago

0 replies • 14294 views
Discussion

?How to display timing slacks for all path going through a specific cell instance?

Category: Digital Implementation

By lionelriviere
•
updated over 13 years ago by wally1

1 replies • 23579 views
Discussion

multi-clock problems

Category: Digital Implementation

By quiet
•
started over 13 years ago

0 replies • 14166 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.