• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. How to Compile System Verilog

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 66
  • Views 31752
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to Compile System Verilog

System Verilog
System Verilog over 16 years ago

Hi,

I use ncverilog: 05.70-s015: (c) Copyright 1995-2007 Cadence Design Systems, Inc.

TOOL:   ncverilog       05.70-s015:

and foll switches

    -update
    +access+r
    +sv31a

I egt the foll errs

class mem_base_object;
    |
ncvlog: *E,EXPMPA (../models/mem_base_object.sv,3|4): expecting the keyword 'module', 'macromodule' or 'primitive'[A.1].
(`include file: ../models/mem_base_object.sv | line 3, `include file: ../models/memory_top.sv line 3, file: ../tb/memory_tb.sv line 4)

  mem_txgen txgen;
                |
ncvlog: *E,ILLPDL (../models/memory_top.sv,11|16): Mixing of ansi & non-ansi style port declaration is not legal.
(`include file: ../models/memory_top.sv line 11, file: ../tb/memory_tb.sv line 4)
  mem_scoreboard sb;

pls let me know a solution

Thanks

Chandra

Force10 Networks Inc, SJC

  • Cancel
Parents
  • tpylant
    tpylant over 16 years ago

    The current version of NC-Verilog is IUS81-s006. Therefore, the version you are using is quite old and may be lacking some of the construct support that you require. I definitely recommend installing a later release.

    For your current issue, I'm guessing that you have your class definition outside of a module or package which be considered the "compilation unit scope". This is not supported until IUS62. Move your class definition inside of your module and see if that removes the problem for IUS57. 

    Tim

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • tpylant
    tpylant over 16 years ago

    The current version of NC-Verilog is IUS81-s006. Therefore, the version you are using is quite old and may be lacking some of the construct support that you require. I definitely recommend installing a later release.

    For your current issue, I'm guessing that you have your class definition outside of a module or package which be considered the "compilation unit scope". This is not supported until IUS62. Move your class definition inside of your module and see if that removes the problem for IUS57. 

    Tim

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information