Stats

  • Locked Locked
  • Replies 13
  • Subscribers 66
  • Views 18553
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

error when passing a string to ncutils

JMGGL

This is what I am trying to do:

parameter [1023:0] chip_name="tb_top.I_0.";

wire [1023:0] path_name;

assign  path_name    = {chip_name,"module1.module2.signal"};

$nc_mirror("signal",path_name","verbose");

 

*And the following message error appears:

Non-string argument specified for $nc_mirror task...

 

I tried to pass directly  path_name, without concatenation, and same problem. Also with other ncutils: nc_force, nc_release... Does anybody know how to do it?

Thanks in advance.

Parents

  • I was able to get it to work using the SV string datatype:

    file test.sv
    module test;

    parameter /*[1023:0]*/ string chip_name="test.";

    wire signal;
    wire x,y;

    /*reg [1023:0]*/ string path_name = {chip_name,"module2.a"};

    module2 module2 (.a(x), .b(y));

    initial begin
      $display("%0s",path_name);
      $nc_mirror("x",path_name,"verbose");
    end

    endmodule
    file mod2.vhd
     library IEEE;                       -- IEEE library
    use IEEE.std_logic_1164.all;        -- Reference the Std_logic_1164 system
    use IEEE.numeric_std.all;           -- Reference numeric standard package

    entity module2 is
      port(
        a   : in  std_logic;
        b   : out std_logic
      );
    end module2;

    architecture rtl of module2 is
      --signal data_bus_valid   : std_logic;

    begin
      b <= a;
    end rtl;
    % irun -access rwc mod2.vhd test.sv

    Although the string datatype is supported in IUS61, the above code did not work until IUS81.

    Tim

Reply

  • I was able to get it to work using the SV string datatype:

    file test.sv
    module test;

    parameter /*[1023:0]*/ string chip_name="test.";

    wire signal;
    wire x,y;

    /*reg [1023:0]*/ string path_name = {chip_name,"module2.a"};

    module2 module2 (.a(x), .b(y));

    initial begin
      $display("%0s",path_name);
      $nc_mirror("x",path_name,"verbose");
    end

    endmodule
    file mod2.vhd
     library IEEE;                       -- IEEE library
    use IEEE.std_logic_1164.all;        -- Reference the Std_logic_1164 system
    use IEEE.numeric_std.all;           -- Reference numeric standard package

    entity module2 is
      port(
        a   : in  std_logic;
        b   : out std_logic
      );
    end module2;

    architecture rtl of module2 is
      --signal data_bus_valid   : std_logic;

    begin
      b <= a;
    end rtl;
    % irun -access rwc mod2.vhd test.sv

    Although the string datatype is supported in IUS61, the above code did not work until IUS81.

    Tim

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.