• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. ncsim: *F,INTERR: INTERNAL ERROR

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 67
  • Views 12414
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ncsim: *F,INTERR: INTERNAL ERROR

archive
archive over 16 years ago

 Hi,

 Test : DRAM write and read up to 2GB . 

 Simulation fails with the following error. Can anbody please help me out?

ncsim(64): 06.20-p001: (c) Copyright 1995-2007 Cadence Design Systems, Inc.
ncsim: *F,INTERR: INTERNAL ERROR
Observed simulation time : 0 FS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL: ncsim(64)       06.20-p001
  HOSTNAME: XIDCTEA1
  OPERATING SYSTEM: Linux 2.6.9-55.ELsmp #1 SMP Fri Apr 20 16:36:54 EDT 2007 x86_64
  MESSAGE: System virtual memory limit exceeded (0x100000d8/0x2b6bba4010)
-----------------------------------------------------------------

 

 

Note : I had checked the enough  physical memory and also virutaul memory available for the host.

Thanks,

Sankara

  • Cancel
Parents
  • zs0520
    zs0520 over 13 years ago

    Hi,I am new here.

    when I use the composer to creat a verilog-Editer,there is a *F said interal error,I want to know what is wrong with that?

    And how to test a pin not only as an input but also as an output?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • zs0520
    zs0520 over 13 years ago

    Hi,I am new here.

    when I use the composer to creat a verilog-Editer,there is a *F said interal error,I want to know what is wrong with that?

    And how to test a pin not only as an input but also as an output?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information