• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Profiling the runtime of SystemVerilog Assertions

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 16668
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Profiling the runtime of SystemVerilog Assertions

danlarkin
danlarkin over 16 years ago

Hi all,

I'm concerned that a collection of assertion based checkers that I'm using are causing a dramatic slow down in the run time of my simulation. My hunch is that  the widespread use of multiple internal variables in some of the assertions are using vast amounts of memory and are thus negatively impacting the run time of the overall simulation.

How do I go about debugging such an issue? For example, I remember hearing that Incisive 8.2 was to have the ability to profile assertions - however when I tried out 8.20-p001 (and added the -profile option) I don't seem to be getting any additional profile information in the profile logfile?

 Any pointers o0r recommendations would be most appreciated.

Thanks

Daniel 

  • Cancel
  • Shalom B
    Shalom B over 16 years ago

    I got a similar report from one of my users. I asked him to run with profiler but he never got back to me.  Shalom

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ckomar
    ckomar over 16 years ago

    Hi Daniel,

     You are correct. This feature was added in version 8.2. I just tried it on a simple testcase that I have and get the following in my ncprof.out.  Are you not seeing a section in the log file that looks something like this?

    ------------------------------------------------------------
    Assertion Summary Counts (15 hits, 28.8% of total)
    ------------------------------------------------------------
    %hits #hits  #inst  name
      7.7     4 [    1] input_Done_and_Gnt (assert stmt, file: ../vcomp/vcomp_arb.v, line: 27)
      3.8     2 [    1] output_GntA_then_Busy_overlaps_Done (assert stmt, file: ../vcomp/vcomp_arb.v, line: 65)
      3.8     2 [    1] output_Gnt_onehot0 (assert stmt, file: ../vcomp/vcomp_arb.v, line: 40)
      3.8     2 [    1] input_Gnt_eventually_Done (assert stmt, file: ../vcomp/vcomp_arb.v, line: 23)
      3.8     2 [    1] input_ReqB_and_GntB (assert stmt, file: ../vcomp/vcomp_arb.v, line: 17)
      3.8     2 [    1] input_ReqA_and_GntA (assert stmt, file: ../vcomp/vcomp_arb.v, line: 15)
      1.9     1 [    1] output_GntB_then_Busy_overlaps_Done (assert stmt, file: ../vcomp/vcomp_arb.v, line: 67)

    Chris

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tpylant
    tpylant over 16 years ago

    In addtion to what Chris showed, you will also get this information (copied from Assertion Checking in Simulation manual):

    In addition to the basic profiling improvements, which will be useful for diagnosing almost any performance problem, warnings will identify certain problems more specifically. These warnings will provide some indication as to why some assertions might be particularly slow, so that the user can improve them, including:

    • Large number of attempts in flight, indicating that the enabling condition might be too permissive, or that old attempts never completed
    • Large number of false starts, when an inactive property is activated, tests its data, and goes becomes inactive again
    • Continually increasing memory usage

    If profiling is enabled, these warnings are included in the simulation log file, once per affected assertion.
    These warnings also appear as part of the profile report, following the Assertion Summary section, so that they can be analyzed without the need to cross-reference the profile report against the simulation log file. 

    Tim

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • danlarkin
    danlarkin over 16 years ago

    Thanks Tim and Chris, thats really useful information! I must say there is some very good SVA documentation now with Incisive 8,2  (not sure what version this documentation arrived with, but I know it wasn't there a year ago or at least i wasn't aware of it then).

    The reason I didn't see the profiling information is that all the properties are in an off state (which I believe is due to an $assertoff or $assertkill - despite the fact I can't find any). Interestingly whatever is causing this wasn't a problem in 6.2-s4.

     

    Anyway , when I do get round to resolving this, I may follow up with a further question about assertion profiling/performance.

    Thanks again for the very useful pointers - much appreciated!

    Daniel 

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information