Stats

Locked Locked
Replies 3
Subscribers 65
Views 13583
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SVA and IFV

natg9 over 16 years ago

Hello all

Is IFV a stand alone tool using which we can write System Verilog Assertions and do a complete verification ?

or will i have to use an environment using some HVL and methodology to incorporate the SV Assertions.

thanks

Regards

natg

Parents

natg9 over 16 years ago

Hi Steve
Thanks for answering my query .

I wish to know whether what you suggested about the local Cadence Team is a chargeable activity ?

kindly revert with more details on the same

Regards
Girish
Cancel
Vote Up 0 Vote Down

Cancel

Reply

natg9 over 16 years ago

Hi Steve
Thanks for answering my query .

I wish to know whether what you suggested about the local Cadence Team is a chargeable activity ?

kindly revert with more details on the same

Regards
Girish
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.