• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Gate Level simulation for Big(Huge) chip

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 1656
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Gate Level simulation for Big(Huge) chip

Brodov Dmitriy
Brodov Dmitriy over 16 years ago

Hello!

I have the target of running the Gate Level (GTL) simulation for large chip.
The GTL simulation is very, very slow and impossible to debug in such conditions.

Is any one familiar with the solution to fast up the simulation:
It could be tools or some sort of hierarchy design/SDF, Netlist splitting and etc?

Thank you for the help ;-)

BR, Dima

 

  • Cancel
Parents
  • Brodov Dmitriy
    Brodov Dmitriy over 16 years ago

    Steve, Thank you very much for your answer.


    Palladium sound interesting, but expensive ;-)
    Turning off all the timing checks is not such a good options since "timing checks" is one of issues that are not fully covered by STA.
    Right now i am checking the splitting of Netlist/SDF files and how the verification env. will handle it.


    If I will reach some new conclusion I will post them.

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Brodov Dmitriy
    Brodov Dmitriy over 16 years ago

    Steve, Thank you very much for your answer.


    Palladium sound interesting, but expensive ;-)
    Turning off all the timing checks is not such a good options since "timing checks" is one of issues that are not fully covered by STA.
    Right now i am checking the splitting of Netlist/SDF files and how the verification env. will handle it.


    If I will reach some new conclusion I will post them.

     

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information