Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 23343
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

reversed part select index expression ordering

linseed

Hello,

I use NCverilog to do the simulation. and got erros in ncelab.log as follow:

ncelab: *E RNGDIR (../simprims/X_ARAMB36_INTERNAL.v 2182 | 23) reversed part select index expression ordering [4.2.1 [ IEEE]]

 doa_ltmp[7:0] = mem[addra_tmp[14:4]] [7:0];

Is there something wrong in the ARMB36 model or in my simulation tool,   can anybody help me? !!!

Thanks!

  • Hello,

     perhaps the nchelp output for the error your seeing may help:

      unix>  nchelp ncelab RNGDIR

    nchelp: 08.20-s008: (c) Copyright 1995-2009 Cadence Design Systems, Inc.

    ncelab/RNGDIR =

    The two expressions that make up a part-select are in the wrong

    order with respect to the declaration of the object being

    selected. Please check that the declaration and select

    expressions in the part-select conform. This error also occurs

    if one of the expressions has an unknown value.

     

    Hope that helps.

    Mickey

  • linseed said:

     doa_ltmp[7:0] = mem[addra_tmp[14:4]] [7:0];

    Apparently, addra_tmp is declared from low to high, whereas you have written a part-select of [14:4], from high to low.

    Shalom

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.