• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. PSL equivalent for SVA action block

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 13239
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PSL equivalent for SVA action block

Arturi
Arturi over 16 years ago

Hello all,

my verilog testbench has a global variable that counts the number of errors during a simulation. Every time an error is detected during the simulation the global variable gets incremented. At the end of the simulation, the testbench checks this variable to decide if the simulation is a PASS or a FAIL.

This works fine for HDL checkers but not for PSL assertions.

How can I increment this global variable when a PSL assertion fires?

SVA supports this with action blocks. Does PSL have something equivalent? I read something about a ended() construct but still not sure how to use it. 

Any feedback is welcome.

cheers

  • Cancel
Parents
  • JoergM
    JoergM over 16 years ago

    Hi Arturi,

    there is no equivalent in PSL to a SVA action block. Actually there is no feedback from PSL to HDL at all, I believe this was done for a simple reason to keep verification and design separate and not allow loops.

    The only way to determine and count or report the failures in on tool level. In ncsim there is a "assert -sum" comand for example. In addition you can place breakpoints on assertions. Especially with breakpoint there is possible backdoor access to achive what you want: Set a breakpoint on every failing assertion, that deposits a value on a particular signal in the testbench and then continues. You can imagine how to use  this signal to increment the failure counter throughout the simulation.

    stop -assert test -depth all -continue -exec {deposit test.error_flag 1}

    Joerg.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • JoergM
    JoergM over 16 years ago

    Hi Arturi,

    there is no equivalent in PSL to a SVA action block. Actually there is no feedback from PSL to HDL at all, I believe this was done for a simple reason to keep verification and design separate and not allow loops.

    The only way to determine and count or report the failures in on tool level. In ncsim there is a "assert -sum" comand for example. In addition you can place breakpoints on assertions. Especially with breakpoint there is possible backdoor access to achive what you want: Set a breakpoint on every failing assertion, that deposits a value on a particular signal in the testbench and then continues. You can imagine how to use  this signal to increment the failure counter throughout the simulation.

    stop -assert test -depth all -continue -exec {deposit test.error_flag 1}

    Joerg.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information