• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. How to probe a signal in verilog and VHDL.

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 20340
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to probe a signal in verilog and VHDL.

stanleyao
stanleyao over 16 years ago

Hi all,

I encounter a problems.

My design hierarchy is

TOP(VHDL) - MODULE_VHD

                      |-MODULE_VERILOG

I try to probe signal of MODULE_VHD in the MODLE_VERILOG, but the signal path doesn't work.

 

I use the following description to assign SIG to PROBE_SIG.

initial $nc_mirror("PROBE_SIG",":TOP:MODULE_VHD:SIG","");

But it shows the message, ncsim: *E,PNOOBJ: Path element could not be found: TOP.

How to solve problem? Thanks.:)

  • Cancel
Parents
  • Mickey
    Mickey over 16 years ago

    Hi,

    Sounds like you have defined the items correctly.  Do you have a simple example?  If so please send it to me (jrodrig@cadence.com).

    As another option you can try to place the ncmirror code in the vhdl block.  To do that add the following to the vhdl:

    library ncutils;

    use ncutils.ncutilities.all;

    then include the nc_mirror line in a process block (and don't include the $ sign):

    process

    begin

      nc_mirror (":path:to:verilog:item", ":path:to:vhdl:item", "");

    end process;

    Best regards,

    Mickey

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Mickey
    Mickey over 16 years ago

    Hi,

    Sounds like you have defined the items correctly.  Do you have a simple example?  If so please send it to me (jrodrig@cadence.com).

    As another option you can try to place the ncmirror code in the vhdl block.  To do that add the following to the vhdl:

    library ncutils;

    use ncutils.ncutilities.all;

    then include the nc_mirror line in a process block (and don't include the $ sign):

    process

    begin

      nc_mirror (":path:to:verilog:item", ":path:to:vhdl:item", "");

    end process;

    Best regards,

    Mickey

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information