• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Clocking blocks /cycle based sampling and driving

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 15336
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Clocking blocks /cycle based sampling and driving

hipooja
hipooja over 16 years ago

Hi,

I read that clocking block / cycle based simulation in SV promotes reusability.Why is that so? I understand that interface definition simplifies the signal connection  How does this promote reusability?

Regards,

Pooja Vaishnav.

  • Cancel
Parents
  • Vinayhonnavara
    Vinayhonnavara over 16 years ago

     Rightly put :)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Vinayhonnavara
    Vinayhonnavara over 16 years ago

     Rightly put :)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information