Stats

Locked Locked
Replies 4
Subscribers 65
Views 16682
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

New to SV: Disabling of assertions from a task?

I am in the process of creating SV checkers for an existing environment. I am trying to find a way to disable all assertions for a given test. The test in question is a force/check style which throws off all of the assertions. I have seen a method of doing this from TCL, but would like to do it from a task (current test method).

Any recomendations appreciated

Thanks,

Ross

Parents

rossbthompson over 15 years ago

Thank you, That is exactly what I needed. I was lost in my 7 open pdf files and missed that.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

rossbthompson over 15 years ago

Thank you, That is exactly what I needed. I was lost in my 7 open pdf files and missed that.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.