Stats

Locked Locked
Replies 2
Subscribers 65
Views 13684
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

use generated clock to sample the logic value driven by main clock.

HI, all
Now I encountered one problem when I do RTL simulation. there is one main clock named 'main_clk" in the design, and another clock named 'clk_div2' which is generated from 'main_clk', it is divided by two, I want to use 'clk_div2' to sample the logic signal driven by 'main_clk', but I found I can not get the correct value, it seems that 'clk_div2' sampled the next cycle value, not the current one. what causes that ? but after synthesizing and building clock tree, the problem disappeared, why?

Parents

Shalom B over 13 years ago

Is the divided clock generated with a nonblocking assignment? It should be a blocking assignment.

Shalom
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Shalom B over 13 years ago

Is the divided clock generated with a nonblocking assignment? It should be a blocking assignment.

Shalom
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.