This is normal. You must also specify a fairness property (constraint) that tells the tool to eventually assert whatever input the design is waiting for. In you case I guess that's either ready_i or ready_frame_i, if those are the correct primary inputs.
-- psl assume always ( eventually! (ready_i ='1' or ready_frame_i = '1') );