Stats

  • Locked Locked
  • Replies 3
  • Subscribers 66
  • Views 16743
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to probe VHDL function variables in ncsim?

venkub

Hi,

 I need to view the variables used inside a function in simvision waveform viewer.

 How to add a probe to view these variables in the viewer?

Thanks,
Venkat 

Parents
  • Anyone? I also have this issue and a similar one: variables inside procedures can be selected in SimVision but can't be probed so it shows nothing. As a temporary work-around, I change these to shared variables in the parent architecture. It seems like SimVision treats VHDL procedures and functions like it does automatic tasks in SystemVerilog and won't display any internal variables.
Reply
  • Anyone? I also have this issue and a similar one: variables inside procedures can be selected in SimVision but can't be probed so it shows nothing. As a temporary work-around, I change these to shared variables in the parent architecture. It seems like SimVision treats VHDL procedures and functions like it does automatic tasks in SystemVerilog and won't display any internal variables.
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.