Stats

  • Locked Locked
  • Replies 1
  • Subscribers 66
  • Views 15764
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

files required to use vams netlist

Visbi

Hi All,

I am new to mixed singal verifcation. I want to run mixed signal verifcation using irun. I grabbed the verilog modules and replace some of verilog modules with veriog A and some with cadence schematic. Then I created the netlist.vams of whole design using ADE-L (AMS simulator).

Since digital team is using ncsim to verify funcationality, I would like to use the same environment and test benches by just replacing entire verilog modules to single netlist.vams file.

Can anybody provide me step by step help for this?

-Thanks in advance.

  • Hi, 

    Visbi said:
    I grabbed the verilog modules and replace some of verilog modules with veriog A and some with cadence schematic

     I hope you included disciplines.vams file in your verilog-A module.

    To run the simulation We need,

    -> analog control file which specifies the type of analysis,time,simulator options etc.

        Ex: tran tran stop=3.5m

      We can pass this file through command line.

      irun *.vams -analogcontrol sim_control.scs

     I hope this helps.

    Thanks,

    Shalem

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.