• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Practical guide to integrate Specman with a ISS

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 5207
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Practical guide to integrate Specman with a ISS

FormerMember
FormerMember over 10 years ago

Hello,

I recently developed an Instruction Set Simulator using an Architecture Description Language called ArchC.

My plan is to port this ISS into Cadence's tools for further Embedded Software Verification.

It seems a good idea, however I'm facing serious problems to integrate the ISS with Specman.

I was wondering if is there a practical guide, or examples with an ISS written in SystemC?

I tried to use the IVB to create the project files, but it seems so complicated, I'm looking for a simple example

that uses an ISS in SystemC. (All the examples in the documentation either use Verilog or Host code Execution)


Thank you.

  • Cancel
Parents
  • hannes
    hannes over 10 years ago
    We do not have an examples or practical guide to integrate an ISS into Specman. However, the SystemC interface has been around for some time and is used by a large number of customers. We support access via TLM1 and TLM2 interfaces, method ports and simple ports (for variables and sc_signals). All of this is documented in the integrators guide. What specific issues are you running into?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • hannes
    hannes over 10 years ago
    We do not have an examples or practical guide to integrate an ISS into Specman. However, the SystemC interface has been around for some time and is used by a large number of customers. We support access via TLM1 and TLM2 interfaces, method ports and simple ports (for variables and sc_signals). All of this is documented in the integrators guide. What specific issues are you running into?
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information