Stats

  • Locked Locked
  • Replies 4
  • Subscribers 66
  • Views 17136
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Forcing Verilog signal simple_port with pli_access == TRUE in Specman

mjzintc

Hi,

I am working in Specman e and I am trying to force a signal value to a simple port that has its pli_access constrained to TRUE. I am unable to remove the pli_access constraint.

If I use the force keyword, I get a specman error message telling me that force is unsupported with pli_access set to TRUE. Unfortunately, I cannot just do a normal assign because I need the value of this signal to remain until I explicitly release it later.

All of my work arounds don't seem to work. I may need to operate on a signal that is wider than 32 bits as well...

Thanks for your time.

Parents
  • mjzintc

    Oh I see. Yeah, I did misread your last post. This is exactly the workaround I'm looking for. Thanks!

Reply
  • mjzintc

    Oh I see. Yeah, I did misread your last post. This is exactly the workaround I'm looking for. Thanks!

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.