Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 18348
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

forcing signal to hierarchical connection in SystemVerilog when in interactive mode

Almendrico

Hi Cadence, all

I know it is possible to do hierarchical assigns/forces from the testbench. e.g:

assign clk   = chip_top.digital_core.some_clock;

I would like to do this kind of stuff from the ncsim interactive console. Can you please advice whether this is supported by ncsim and, if it is not, why ?

Thanks



Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.