• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. SV: How to name an unnamed block

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 67
  • Views 25372
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SV: How to name an unnamed block

SysTom
SysTom over 8 years ago

If I create a variable in a for-loop:

    for(int i=0;i<N;i++) begin...

It creates and unnamed block.  If you $display("%m") in the block it is called "...unmblkX" where is an integer.

If I try to name the block (as allowed in Modelsim)

    for(int i=0;i<N;i++) begin : my_block...

The behavior does not change.  How can I name an unnamed block?

  • Cancel
Parents
  • TAM1
    TAM1 over 8 years ago

    The behavior does change if you move the declaration of the index 'i' into the for loop itself. That is because a local variable declared in a for loop creates its own SystemVerilog scope.

    module my_tb;
      initial
      begin : my_initial_block
        for (int i=0;i<1;i++) begin : my_for_block
          $display("%m");
        end : my_for_block
      end : my_initial_block
    endmodule

    This has the output: my_tb.my_initial_block.unmblk1.my_for_block

    But you can label the for-loop itself. This is probably what you want to do.

    module my_tb;
      initial
      begin : my_initial_block
        for_loop: for (int i=0;i<1;i++) begin : my_for_block
          $display("%m");
        end : my_for_block
      end : my_initial_block
    endmodule

    This has the output: my_tb.my_initial_block.for_loop.my_for_block

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • TAM1
    TAM1 over 8 years ago

    The behavior does change if you move the declaration of the index 'i' into the for loop itself. That is because a local variable declared in a for loop creates its own SystemVerilog scope.

    module my_tb;
      initial
      begin : my_initial_block
        for (int i=0;i<1;i++) begin : my_for_block
          $display("%m");
        end : my_for_block
      end : my_initial_block
    endmodule

    This has the output: my_tb.my_initial_block.unmblk1.my_for_block

    But you can label the for-loop itself. This is probably what you want to do.

    module my_tb;
      initial
      begin : my_initial_block
        for_loop: for (int i=0;i<1;i++) begin : my_for_block
          $display("%m");
        end : my_for_block
      end : my_initial_block
    endmodule

    This has the output: my_tb.my_initial_block.for_loop.my_for_block

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information