Stats

  • Locked Locked
  • Replies 8
  • Subscribers 65
  • Views 22729
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

#ifdef #else #endif inside module instantiation in Verilog

aarthymani

Hi all, 

             I am trying to reverse engineer an open source verilog code for learning purpose. The code has some similar structure as below(please ignore my syntax errors) 

                         module tb_trail();

                              ....

                              test dut (

                                   .a(out)

                                   .b(in1) 

                                #ifdef TRAIL

                                     .c(in3) 

                                #else 

                                      .c(in4)

                                #endif 

                               );

             I have some basic knowledge in Verilog, and compiling it with INCISIVE. But when i try to compile the above module, I am getting error for missing either left or right parenthesis (*E,EXPLPA).

            Wondering, where is my mistake. Does INCISIVE(irun) supposed to understand those statements? is there a runtime option i need to specify to clear it? for your info, the definition for "TRAIL" is found with *.vh file  and I included it with -incdir option, and also added -vlog_ext +.vh to my run command

            Could someone help? 

Thanks in Advance! 

Aarthy 

                     

Parents

  • It looks like the person who created your Verilog example was using the C preprocessor to handle his defines and macros. Your example shows #ifdef which will work for C. The Verilog preprocessor uses the "accent-grave" character or backwards-single-quote `. It is in the far upper-left of my keyboard. Try this:

    `ifdef TRIAL

      .c(in3),

    `else

      .c(in4),

    `endif

Reply

  • It looks like the person who created your Verilog example was using the C preprocessor to handle his defines and macros. Your example shows #ifdef which will work for C. The Verilog preprocessor uses the "accent-grave" character or backwards-single-quote `. It is in the far upper-left of my keyboard. Try this:

    `ifdef TRIAL

      .c(in3),

    `else

      .c(in4),

    `endif

Children

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.