Stats

Locked Locked
Replies 1
Subscribers 65
Views 8675
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Post synthesis simulation with XCELIUM - SDF

hi,

due to technical problem i am running simulation through terminal. Therefore, I have a Verilog file, a test bench and i have also exported from Genus synthesized netlist and sdf file. Now, how can i annotate sdf in my post-synthesis simulation using XCELIUM while using command line?

thank you

StephenH over 5 years ago

Happily enough, you don't need a GUI to do SDF annotated simulation

There is a Rapid Adoption Kit (RAK) on the support site, which shows you the 3 main flows that you can use for SDF simulation, I would strongly recommend reading that: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009bdRmEAI&pageName=ArticleContent especially since it also covers how to debug SDF issues.

Good luck!
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.