• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. "Direction" of EEnet connection points?

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 66
  • Views 2310
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"Direction" of EEnet connection points?

DanHerbison
DanHerbison over 3 years ago

I am using EEnet in SystemVerilog models to get some analog behavior of the connections (ports?, pins?) of my models.

My question is about declaration of the "direction" of the ports, i.e. is there a difference in declaring an EEnet connection point as input, output or inout?  If so, what is the difference?  I am using ADE Explorer as simulator in a Virtuoso environment.

  • Cancel
Parents
  • drdanmc
    drdanmc over 3 years ago

    I think you can sometimes end up with bi-directional connect modules in places where you may not want them if you use `inout` for ports that really should have been input only or output only.  The bi-directional connect modules can then sometimes slow down simulations.  So I tend to use input and output as much as possible.  Not to mention, if you're in a Virtuoso environment, then schematic check&save checks for things like floating inputs or shorted outputs if you're using input/output vs everything inout.  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • drdanmc
    drdanmc over 3 years ago

    I think you can sometimes end up with bi-directional connect modules in places where you may not want them if you use `inout` for ports that really should have been input only or output only.  The bi-directional connect modules can then sometimes slow down simulations.  So I tend to use input and output as much as possible.  Not to mention, if you're in a Virtuoso environment, then schematic check&save checks for things like floating inputs or shorted outputs if you're using input/output vs everything inout.  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information