• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Calling VHDL procedures in SystemVerilog Testbench.

Stats

  • Locked Locked
  • Replies 14
  • Subscribers 64
  • Views 20031
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Calling VHDL procedures in SystemVerilog Testbench.

archive
archive over 18 years ago

Is there a way to call VHDL procedures in a SV TB without translating them into SV tasks.. ?


Originally posted in cdnusers.org by mirzani
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Posted By DM on 3/06/2007 5:12 PM
    HI Ajeetha,
      I'll be calling verilog tasks from SV classes. We'll be using VCS for simulations. Do u think this would support what u've suggested in the 1st step (reply to Mayank ).
     or shud i go for the trigger method?
    In the example you have shown, interface & class are SV Files or should the interface be some header/include file. And should the always block be running in the back ground all the time?
    is my_trigger some kind of clock or ??
    Thanks
    Deepa

    Deepa,
          Which VCS version do you use? I'm sure the trigger way would work. Please give it a try yourself or send me an (ajeetha <> gmail) example code, I will fix and send it across.

    BTW, what does VCS have to do with CDNUser forum :-) Your success rate is better if you post in verificationguild.com or www.svug.org


    Regards
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Posted By DM on 3/06/2007 5:12 PM
    HI Ajeetha,
      I'll be calling verilog tasks from SV classes. We'll be using VCS for simulations. Do u think this would support what u've suggested in the 1st step (reply to Mayank ).
     or shud i go for the trigger method?
    In the example you have shown, interface & class are SV Files or should the interface be some header/include file. And should the always block be running in the back ground all the time?
    is my_trigger some kind of clock or ??
    Thanks
    Deepa

    Deepa,
          Which VCS version do you use? I'm sure the trigger way would work. Please give it a try yourself or send me an (ajeetha <> gmail) example code, I will fix and send it across.

    BTW, what does VCS have to do with CDNUser forum :-) Your success rate is better if you post in verificationguild.com or www.svug.org


    Regards
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information