Stats

  • Locked Locked
  • Replies 16
  • Subscribers 64
  • Views 22270
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

BFM written in class has to interface with phy signals

archive

Hi,

I'm new to systemverilog ..and using NCVLOG...and i'm trying interface my BFM modelled using classes with the interface (phy signals)...cadence is not supporting keyword virtual to do this...can anyone help me on how to do this....i want to keep my classes in a separate file...and the top module in a separate file....also have trouble calling the top module from program file....please help ASAP 

Cheers


Originally posted in cdnusers.org by chaitu2k
Parents

  • >> Thus all the transactor access the Mailbox package to put/get transactions.

    Well I don't believe one can truly "instantiate" a mailbox inside a package - though I may be wrong. Atleast not in a VHDL like package world.

    >> I think it more easy for other SV newbie to understand. Do you think it is a good way?

    No I would highly discourage such a methodology. For a plain Verilog user this sounds OK - but it means that you can't easily port block level to system level etc. A much better option is to architect your TB in layers and have every layer talk to each other via "mailbox" or channel/TLM Fifo etc.

    Take a look at VMM/AVM examples for some snippet. Maybe URM has some public domain examples to demo how they propose to do this, but I have not seen them.

    Regards
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
Reply

  • >> Thus all the transactor access the Mailbox package to put/get transactions.

    Well I don't believe one can truly "instantiate" a mailbox inside a package - though I may be wrong. Atleast not in a VHDL like package world.

    >> I think it more easy for other SV newbie to understand. Do you think it is a good way?

    No I would highly discourage such a methodology. For a plain Verilog user this sounds OK - but it means that you can't easily port block level to system level etc. A much better option is to architect your TB in layers and have every layer talk to each other via "mailbox" or channel/TLM Fifo etc.

    Take a look at VMM/AVM examples for some snippet. Maybe URM has some public domain examples to demo how they propose to do this, but I have not seen them.

    Regards
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.