• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. vhdl & system verilog

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 64
  • Views 9760
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

vhdl & system verilog

archive
archive over 18 years ago

   Hi All,

I have a very basic qn - jus picking up system. verilog -> if the testbench is in system verilog
and the top level is in vhdl - will both the modules be able to talk to each other?

Many Thanks in advance,
indeb


Originally posted in cdnusers.org by indeb
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Posted By indeb on 3/21/2007 8:46 PM
    Hi Ajeetha

    sorry jus a couple of qns -> what do you mean by LRM, NC, mixed mode sim - mixed mode simulator? co sim?
    I am using modelsim - for simulation - but not too sure about the model building - when I buid the model - what is actually executing the code - I am on vnc server - I use modelsim to trace the signals - debbugging - but not too sure on how the
    codes are being built into a model - any insight?

    Thanks a mil!
    indeb
    LRM - Language Reference Manual
    NC - NCSIM (www.cadence.com)

    Do google search to learn more on these.

    Regards
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Posted By indeb on 3/21/2007 8:46 PM
    Hi Ajeetha

    sorry jus a couple of qns -> what do you mean by LRM, NC, mixed mode sim - mixed mode simulator? co sim?
    I am using modelsim - for simulation - but not too sure about the model building - when I buid the model - what is actually executing the code - I am on vnc server - I use modelsim to trace the signals - debbugging - but not too sure on how the
    codes are being built into a model - any insight?

    Thanks a mil!
    indeb
    LRM - Language Reference Manual
    NC - NCSIM (www.cadence.com)

    Do google search to learn more on these.

    Regards
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information