Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 14335
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

NCSIM SV constraint Fatal error

archive

Hi Cadence,
 
I have written a case about constraint.
Class A (Sequence have some command) composite Class B(command).
And Class A and Class B have some constraints.

ncsim: rnc_bool.h:110: rnc_bdd_node& rnc_bool_node::get_bdd_node(): Assertion `_bdd_node_valid' failed.

ncsim: *F,INTERR: INTERNAL ERROR
Observed simulation time : 25 NS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL: ncsim   06.10-p001
  HOSTNAME: shpc024
  OPERATING SYSTEM: Linux 2.4.21-32.ELsmp #1 SMP Fri Apr 15 21:17:59 EDT 2005 i686
  MESSAGE: Unexpected signal #6, program terminated (null)
-----------------------------------------------------------------

Best regards,
Davy

Originally posted in cdnusers.org by davyzhu
Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.