• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. check if 2 signals are connected :

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 64
  • Views 15074
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

check if 2 signals are connected :

archive
archive over 17 years ago

hello,

i'd like to check if 2 verilog signals are connected (of any kind - wire, reg , etc ...). 
the trivial case is when there's a direct dependency (like A = ~B ) and very easy to trace. 
but take a look at the following pseudo code: here you can notice that D in indirectly influenced by A. although it's easy to trace it in this example, there can be very large code blocks, with many distinguished modules, each written in different file... what make it much more difficult to trace  



clk = A and ~B
always (clk rise) 
   if (X==0)    
      D = C;
   else 
      D = 0; 
end




thanks !!!


Originally posted in cdnusers.org by zcabeli11
  • Cancel
Parents
  • archive
    archive over 17 years ago

    i see that my example wasn't recored, so i type it again to illustrate my problem:


    < code >
    A = B|C&D;

    always (posedge A)
    val <= 3'h0;

    < /code >

    in this example i'm seeking to find a simple method that check connectivity (for example between C and val).
    of course that i'm aiming toward much more complex modules which have many code lines, and the connection between
    2 end points may go through a lot of intermediators .



    Originally posted in cdnusers.org by zcabeli11
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    i see that my example wasn't recored, so i type it again to illustrate my problem:


    < code >
    A = B|C&D;

    always (posedge A)
    val <= 3'h0;

    < /code >

    in this example i'm seeking to find a simple method that check connectivity (for example between C and val).
    of course that i'm aiming toward much more complex modules which have many code lines, and the connection between
    2 end points may go through a lot of intermediators .



    Originally posted in cdnusers.org by zcabeli11
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information