• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. configuration of eVC

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 13316
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

configuration of eVC

archive
archive over 18 years ago

Hi,

    I have OCP eVC. In my environment 3 instances of this eVC to be present. But these 3 instances will have different configuration parameters. The following the one such configuration.

The default OCP signals in the eVC are defined as below:

   sig_Maddr : inout simple_port of uint is instance;
   sig_Mdata : inout simple_port of uint(bits:128) is instance;

In my environment i need to constrain the above signals to be ,

   sig_Maddr : inout simple_port of uint (bits :8 ) is instance;
   sig_Mdata : inout simple_port of uint(bits: 32) is instance;
  
How can we constrain the signals as above.

-Arjun.
  



Originally posted in cdnusers.org by arjuny
  • Cancel
Parents
  • archive
    archive over 18 years ago

    You do not need to change the e port declarations in the OCP eVC in order to connect it to signals that has smaller bit width. Instead you should just simply 'bind' the signals from your RTL to e port without thinking about bit width mismatch. Specman will automatically do type conversion for you.

    e.g.
    keep bind (sig_Maddr, external);
    keep sig_Maddr.hdl_path() == "rtl_signal_sig_Maddr";
    keep sig_Maddr.agent() == "Verilog";

    Look at the example files in /examples directory to see more examples on signal binding.



    Originally posted in cdnusers.org by pjigar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    You do not need to change the e port declarations in the OCP eVC in order to connect it to signals that has smaller bit width. Instead you should just simply 'bind' the signals from your RTL to e port without thinking about bit width mismatch. Specman will automatically do type conversion for you.

    e.g.
    keep bind (sig_Maddr, external);
    keep sig_Maddr.hdl_path() == "rtl_signal_sig_Maddr";
    keep sig_Maddr.agent() == "Verilog";

    Look at the example files in /examples directory to see more examples on signal binding.



    Originally posted in cdnusers.org by pjigar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information