• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. delta delay issues...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 14692
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

delta delay issues...

archive
archive over 17 years ago

Hi,

    In my design i have two signals clock and data. the data(both are one bit signals). Data is changing exactly at the rise of the clock.
  
    In specman environment i am using the "@sim" to sample the clock.

   What value will be sampled by the specman at every rise of clock? (does it sample previous value or the updated value of data)



Originally posted in cdnusers.org by arjuny
  • Cancel
Parents
  • archive
    archive over 17 years ago

    Hi Arjun,

    If data is assigned using a blocking assignment (= in verilog), then you will see the new value in Specman. If it is assigned using a non-blocking assignment (<= in Verilog) then you see the old value (like other flops on the HDL side).

    Please look atthe Specman docs, book: "Incisive® Enterprise Specman Elite® Testbench
    Integrator's Guide Version 6.2" "9.5 Synchronizing with the Simulator (Callbacks)"

    Hope this helps,
    Dean


    Originally posted in cdnusers.org by ddmello
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    Hi Arjun,

    If data is assigned using a blocking assignment (= in verilog), then you will see the new value in Specman. If it is assigned using a non-blocking assignment (<= in Verilog) then you see the old value (like other flops on the HDL side).

    Please look atthe Specman docs, book: "Incisive® Enterprise Specman Elite® Testbench
    Integrator's Guide Version 6.2" "9.5 Synchronizing with the Simulator (Callbacks)"

    Hope this helps,
    Dean


    Originally posted in cdnusers.org by ddmello
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information