• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Delta cycle delays

    Category: Functional Verification

    By Abhinivesh

    •

    updated over 14 years ago by Abhinivesh

    2 replies • 24143 views
  • Discussion

    RE: Cadence and Ams Netlist Generation in batch-mode

    Category: Functional Verification

    By tpylant

    •

    started over 14 years ago

    0 replies • 14201 views
  • Discussion

    Configuration File Error

    Category: Functional Verification

    By RFDIT

    •

    updated over 14 years ago by RFDIT

    2 replies • 15727 views
  • Discussion

    [help]ies and ius

    Category: Functional Verification

    By tonychain

    •

    started over 14 years ago

    0 replies • 740 views
  • Discussion

    behavior of disabling constraint_mode from subclass

    Category: Functional Verification

    By xbluewings

    •

    started over 14 years ago

    0 replies • 14074 views
  • Discussion

    can custom bidirectional data-types in systemverilog package be used in vhdl entity port declarations.

    Category: Functional Verification

    By skillseeker

    •

    started over 14 years ago

    0 replies • 14416 views
  • Discussion

    How to connect systemC timed model to OVM environment

    Category: Functional Verification

    By viraj shah

    •

    updated over 14 years ago by Adam Sherer

    4 replies • 17062 views
  • Discussion

    Seek help to download VTP_TestBuilder_01.30_s008.tar

    Category: Functional Verification

    By WorldMaker

    •

    updated over 14 years ago by tpylant

    1 replies • 14788 views
  • Discussion

    Simple UVM Bench Issue

    Category: Functional Verification

    By ashfaqh

    •

    updated over 14 years ago by ashfaqh

    1 replies • 15244 views
  • Discussion

    Simple UVM Bench Issue

    Category: Functional Verification

    By ashfaqh

    •

    started over 14 years ago

    0 replies • 14156 views
  • Discussion

    problems running NCISM in batch mode

    Category: Functional Verification

    By gperry

    •

    started over 14 years ago

    0 replies • 14724 views
  • Discussion

    Gate level Simulation

    Category: Functional Verification

    By Mandate

    •

    updated over 14 years ago by tpylant

    4 replies • 18976 views
  • Discussion

    how to Enable/disable covergroups with in classes

    Category: Functional Verification

    By SACHPAT

    •

    started over 14 years ago

    0 replies • 2558 views
  • Discussion

    Gate Level Simulation

    Category: Functional Verification

    By Mandate

    •

    started over 14 years ago

    0 replies • 14550 views
  • Discussion

    Passing a timing file in ncsim instead of ncelab

    Category: Functional Verification

    By mcheah

    •

    started over 14 years ago

    0 replies • 15648 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information