Hardware/Software Co-Development, Verification and Integration

Latest Posts

Discussion

RMS jitter from eye diagram

Category: Hardware/Software Co-Development, Verification and Integration

By 34892
•
started over 11 years ago

0 replies • 13391 views
Discussion

ViVA bus plot to full view plot

Category: Hardware/Software Co-Development, Verification and Integration

By 34892
•
started over 11 years ago

0 replies • 12912 views
Discussion

Phantom Stage Problem (Pspice Design)

Category: Hardware/Software Co-Development, Verification and Integration

By Daniel P
•
started over 11 years ago

0 replies • 12852 views
Discussion

Checking USB2 PHY via BIST

Category: Hardware/Software Co-Development, Verification and Integration

By Chronnos
•
started over 11 years ago

0 replies • 12964 views
Discussion

CRT Flyback Transformer (LOPT) Simulation Model???

Category: Hardware/Software Co-Development, Verification and Integration

By Vignesh m93
•
updated over 11 years ago by Alok Tripathi

1 replies • 14450 views
Discussion

cadence ifv tool:underlying verification methodology

Category: Hardware/Software Co-Development, Verification and Integration

By puchalapalli
•
started over 11 years ago

0 replies • 646 views
Discussion

Pspice: keep plot settings

Category: Hardware/Software Co-Development, Verification and Integration

By FD00
•
started over 11 years ago

0 replies • 13425 views
Discussion

Total capacitance

Category: Hardware/Software Co-Development, Verification and Integration

By gdallas
•
updated over 11 years ago by gdallas

2 replies • 13715 views
Discussion

verilog testbench simulation

Category: Hardware/Software Co-Development, Verification and Integration

By sebgimi
•
started over 11 years ago

0 replies • 13995 views
Discussion

how to add a stochastic noise to vsource

Category: Hardware/Software Co-Development, Verification and Integration

By smalldragon
•
started over 11 years ago

0 replies • 12818 views
Discussion

veriloga spectre error

Category: Hardware/Software Co-Development, Verification and Integration

By Manikanta123
•
updated over 11 years ago by Manikanta123

1 replies • 13783 views
Discussion

Generate spectre netlist from command line/script

Category: Hardware/Software Co-Development, Verification and Integration

By coco009
•
updated over 11 years ago by crazysarik

7 replies • 7773 views
Discussion

signal order in simvision

Category: Hardware/Software Co-Development, Verification and Integration

By spark
•
updated over 11 years ago by Doug Koslow

7 replies • 17146 views
Discussion

No Pspice template issue

Category: Hardware/Software Co-Development, Verification and Integration

By tt543
•
updated over 11 years ago by fursys

10 replies • 20698 views
Discussion

Simulating post pnr netlist of a digital block in spectre

Category: Hardware/Software Co-Development, Verification and Integration

By crazysarik
•
started over 11 years ago

0 replies • 13280 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.