• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. In encounter RTL compiler, how can I apply speed or size...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 14025
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

In encounter RTL compiler, how can I apply speed or size optimization options

learnlearn1
learnlearn1 over 16 years ago

 In Synopsys,  HDL files can be synthesized with speed or size optimization options. 

How can do the same thing in the rc RTL compiler when I synthesize a file?

Thanks!

  • Cancel
Parents
  • learnlearn1
    learnlearn1 over 16 years ago
    Dear gh,
    Thanks for your reply. Your info is helpful to me.
    thanks!
    learnlearn1
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • learnlearn1
    learnlearn1 over 16 years ago
    Dear gh,
    Thanks for your reply. Your info is helpful to me.
    thanks!
    learnlearn1
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information