• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Specifying timing path for synchronous circuits

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 62
  • Views 15492
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Specifying timing path for synchronous circuits

gchalive
gchalive over 15 years ago

 Hi..

 How do I specify a timing path of a synchronous circuit in Cadence RTL Compielr. What I want is to synthesize the circuit considering the path I specified as the critical path. 

Suppose I have two seqential elements and a combinational logic in between that generates the clock of the second flip flop, I want my critical path delay to be (clk_q)FF1+Comb_delay+(clk_q)FF2. Is there a command in RC that does this.

 

Thanks

 

  • Cancel
Parents
  • gchalive
    gchalive over 15 years ago

    Hey, you reply answered my question well. Let me be clear with my understanding.

    A synthesizer can take the following timing paths as valid:

    1)input to register (Data to Q)

    2)register to register(clk of reg1 to ip of reg2)

    3)register to ouptut (clk of reg to Q)

    4)input to output (in asynchronous circuits)

    In my case the path I specified (reg to regclk+regclk to out)does not fall into any of those mentioned. So there is no way a synthesizer can take it as a valid timing path??

    Please correct me if I am missing anything.

     Thanks

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • gchalive
    gchalive over 15 years ago

    Hey, you reply answered my question well. Let me be clear with my understanding.

    A synthesizer can take the following timing paths as valid:

    1)input to register (Data to Q)

    2)register to register(clk of reg1 to ip of reg2)

    3)register to ouptut (clk of reg to Q)

    4)input to output (in asynchronous circuits)

    In my case the path I specified (reg to regclk+regclk to out)does not fall into any of those mentioned. So there is no way a synthesizer can take it as a valid timing path??

    Please correct me if I am missing anything.

     Thanks

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information