Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 13879
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Synthesize problem

Hava

Hi there, I'm trying to synthesize my degin with CadenceRC. I have a makefile and a tcl scirpt to make the synthesization. At first it works, then I must did something wrong I cannot synthesize any more. It showed messages like this:

 

make: Circular my_design.vhd <- my_design.vhd dependency dropped

make: nothing to be donefor 'syn'

make: no rule to make the target . stop.

 

I cannot findout where is wrong.Could someone help me out of here?Thank you.

Tool: Cadence Encounter RC v08.10

Design: VHDL

Attachment: design source code, makefile, syn.tcl

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.