• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. RTL compiler - eleborate issue.

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 2843
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RTL compiler - eleborate issue.

sandeepsuhas
sandeepsuhas over 15 years ago
Hi All, I am trying to synthesize the verilog code using RTL compiler. When I use the following commands, I am facing problems in elaborating the design. It is not able to take the operating_condition , any help would be appreciated. set_attribute lib_search_path { /home/ssriram/project/rc } set_attribute script_search_path { /home/ssriram/project } set_attribute hdl_search_path { /home/ssriram/project } set_attribute path /home/ssriram/project set_attribute library tt_1p2v_25c.lib set file_list mult.v read_hdl $file_list elaborate -libpath /home/ssriram/project/verilog -libext .v mult.v I am facing the following error Error : Invalid operating_conditions name. [LBR-32] [elaborate] : Library has no operating conditions named 'tt_1p2v_25c'. : Use ls to see the valid operating_conditions in the libraries. Error : Error when processing libraries loaded into domain. Cannot continue unless all domains' libraries are OK. [LBR-115] [elaborate] : Error when processing domain: /libraries/library_domains/_default_ Failed on elaborate -libpath /home/ssriram/project/verilog -libext .v mult.v Regards Sandeep.
  • Cancel
Parents
  • mclarke
    mclarke over 15 years ago

    Hi Sandeepsuhas,

      I can see a couple of issues here, first you need to do is find an operating condition by using;

     rc:/> find / -operating_condition *

    Next set one of these operating conditions using

     rc:/>set_attr operating condition my_condition /

    If I understand the script you are using is below, I would return after I've  loaded the lib to do the above steps. Once the lib is loaded cleanly I would change the "elaborate -libpath /home/ssriram/project/verilog -libext .v mult." to simple "elaborate". If errors are still occuring then the issues are within library or rtl and can't help unless we can see inside those.

     Cheers,

     

    set_attribute lib_search_path { /home/ssriram/project/rc }

    set_attribute script_search_path { /home/ssriram/project }

    set_attribute hdl_search_path { /home/ssriram/project }

    set_attribute path /home/ssriram/project

    set_attribute library tt_1p2v_25c.lib

    return

    set file_list mult.v

    read_hdl $file_list

    elaborate -libpath /home/ssriram/project/verilog -libext .v mult.v

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • mclarke
    mclarke over 15 years ago

    Hi Sandeepsuhas,

      I can see a couple of issues here, first you need to do is find an operating condition by using;

     rc:/> find / -operating_condition *

    Next set one of these operating conditions using

     rc:/>set_attr operating condition my_condition /

    If I understand the script you are using is below, I would return after I've  loaded the lib to do the above steps. Once the lib is loaded cleanly I would change the "elaborate -libpath /home/ssriram/project/verilog -libext .v mult." to simple "elaborate". If errors are still occuring then the issues are within library or rtl and can't help unless we can see inside those.

     Cheers,

     

    set_attribute lib_search_path { /home/ssriram/project/rc }

    set_attribute script_search_path { /home/ssriram/project }

    set_attribute hdl_search_path { /home/ssriram/project }

    set_attribute path /home/ssriram/project

    set_attribute library tt_1p2v_25c.lib

    return

    set file_list mult.v

    read_hdl $file_list

    elaborate -libpath /home/ssriram/project/verilog -libext .v mult.v

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information