• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. DONT USE cells & uncertainties

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 63
  • Views 1282
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DONT USE cells & uncertainties

sureshm
sureshm over 14 years ago

 Hi All, 

 This may a pretty  easy questions for most of the community in here. Can you please let me know the methodology of arriving @ the 

DONT use list from the given technology library @ various levels of the implementation flow ..( synth, CTS,PnR, ECOs) ? 

Also, I am not clear on the Uncertainty numbers being used for a design ?  What are all the things to keep in mind for te calculation of Uncertainties? Is it some blanket % use for the uncertainity or any connection with the Foundary details, and some analysis on the OCV numbers , Jiitter and so on.. ?  

Thanks in advance 

suresh 

  • Cancel
Parents
  • mclarke
    mclarke over 14 years ago
    Hi Suresh,

      There are a number of consideration used to determine which cells to avoid from a given library for a wide variety of reasons; electro-migration, delay, congestion, drive strength... unfortunately there is no simple answer to such a question and would require detailed understanding of the design intent and application.

      For the uncertainty yes it is use for a number of reasons including, cycle to cycle jitter, clock skew before clocktree insertion and margin for downstream effects like xtalk & detour routing. OCV while a real effect uses a different mechanism set_timing_derate command which is more appropriate for the condition.

    Cheers,  Mike
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • mclarke
    mclarke over 14 years ago
    Hi Suresh,

      There are a number of consideration used to determine which cells to avoid from a given library for a wide variety of reasons; electro-migration, delay, congestion, drive strength... unfortunately there is no simple answer to such a question and would require detailed understanding of the design intent and application.

      For the uncertainty yes it is use for a number of reasons including, cycle to cycle jitter, clock skew before clocktree insertion and margin for downstream effects like xtalk & detour routing. OCV while a real effect uses a different mechanism set_timing_derate command which is more appropriate for the condition.

    Cheers,  Mike
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information