• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. RTL compiler: how to do bottom-up synthesis

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 63
  • Views 15918
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RTL compiler: how to do bottom-up synthesis

airland
airland over 14 years ago

I used Design Compiler before and do synthesis bottom-up. Now I changed to use RTL compiler to do synthesis. I have read the user manual but I did not found how to do bottom-up synthesis using RTL compiler. Could any one tell me or show me a simple synthesis script for bottom-up synthesis?

Thanks.

  • Cancel
Parents
  • airland
    airland over 14 years ago

    Thanks for your kindly reply. I know top-down is better. I just want to know how to do bottom-up synthesis.

    My question is as following:

    read the whole design for one time and then use like DC's set current_design, set_dont_touch, etc. to synthesis each submodules and then synthesis the top module. For this usage we only need invoke RC license for one time; if we read one submodule, and use RC to synthesis; then read another submodule to synthesis, etc. This will invoke RC license for many times. If the license is not enough, it may be not suitable.

     So I want to know whether RC support this usage (like DC to read the whole large design for one time and then synthesis each submodules/top modules with bottom-up method) or not.

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • airland
    airland over 14 years ago

    Thanks for your kindly reply. I know top-down is better. I just want to know how to do bottom-up synthesis.

    My question is as following:

    read the whole design for one time and then use like DC's set current_design, set_dont_touch, etc. to synthesis each submodules and then synthesis the top module. For this usage we only need invoke RC license for one time; if we read one submodule, and use RC to synthesis; then read another submodule to synthesis, etc. This will invoke RC license for many times. If the license is not enough, it may be not suitable.

     So I want to know whether RC support this usage (like DC to read the whole large design for one time and then synthesis each submodules/top modules with bottom-up method) or not.

    Thanks.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information