Stats

Locked Locked
Replies 8
Subscribers 62
Views 15903
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RTL_compiler SDF

Hi,

I need to simulate a gate-level netlist from RC 4.2.2
Can anybody knows how to generate an
sdf file from RC?

I've used the "write_sdf" command but the program says
that it's obsolete and doesn't accept any option.
Moreover the RC documentation doesn't tell
anything about "write_sdf"

Thank you.

Originally posted in cdnusers.org by giohdl

Parents

archive over 19 years ago

Hi EngHan,

I think you're right in general.
My circuit contains several interconnected FSMs so
I've preferred to simulate before P&R
avoiding zero delays in cells.

Regards,
Giohdl

Originally posted in cdnusers.org by giohdl
Cancel
Vote Up 0 Vote Down

Cancel

Reply

archive over 19 years ago

Hi EngHan,

I think you're right in general.
My circuit contains several interconnected FSMs so
I've preferred to simulate before P&R
avoiding zero delays in cells.

Regards,
Giohdl

Originally posted in cdnusers.org by giohdl
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.