• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Reading HDL files in RC

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 62
  • Views 16623
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reading HDL files in RC

archive
archive over 18 years ago

Hi.
I'm having problems migrating from DC to RC in terms of reading HDL files.

1. I have a directory with subdirectories which include .v files - when I specify the main directory as the HDL search path, RC doesn't read the .v files under the subdirectories - any idea why?
The manual says it works like the search in unix therefore I don't understand why it doesn't try to read the subdirectories.
2. I have .v files which have commands like `include ../../ - when running RC, RC moves to a directory of its own with no regard to where the command was run from (unlike DC where if I run it from a certain directory, this directory is the reference for finding other files in case I use realtive statements such as ..) - therefore, those realtive `include commands doesn't work - any idea how to solve the problem?

Thank you in advance,
Adi.


Originally posted in cdnusers.org by adi_j
  • Cancel
Parents
  • nagarjunsingir
    nagarjunsingir over 11 years ago

     Thank you very much sir for your reply. Actually i am doing my project on reversible logic for designing flipflops. so firstly i have made all required gates library then i have used these gates to build flipflops using verilog in cadence digital. If i use more than two or three gates to build flipflops, then during synthesis an error message is displayed saying that too many designs to give power report.

     

     

     

    once again thanks for ur reply sir

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • nagarjunsingir
    nagarjunsingir over 11 years ago

     Thank you very much sir for your reply. Actually i am doing my project on reversible logic for designing flipflops. so firstly i have made all required gates library then i have used these gates to build flipflops using verilog in cadence digital. If i use more than two or three gates to build flipflops, then during synthesis an error message is displayed saying that too many designs to give power report.

     

     

     

    once again thanks for ur reply sir

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information