• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. How to set_current_module in RTL Compiler??

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 62
  • Views 17865
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to set_current_module in RTL Compiler??

archive
archive over 18 years ago

Hi all,

I need to perform synthesis of a sub-block of the design. And then merge it with the top design.
I am using RTL Compiler.

In pks or build gates this was simple, we had the command set_current_module .. and one can then perform synthesis on a subdesign.

There seems to be no direct equivalent of set_current_module in RTL Compiler.

I found one command in RTL Comiler, derive_environment.
This promotes a subdesign to a topdesign.
So in design database we will now have
/designs/topdesign
/designs/subdesign_promoted_top

The synthesis which I perform on /designs/subdesign_promoted_top is now independent of actual topdesign.

This  works. But how can I later merge the
/designs/subdesign_promoted_top
into
/designs/topdesign ??

I see no way to do this in the userguide!

Can someone help me?

Thanks in advance,
Pradeep


Originally posted in cdnusers.org by spveer
  • Cancel
Parents
  • jojo57006
    jojo57006 over 11 years ago

    My goal is to make the low power multi vdd synthesis of my design : design/top_rs232

    I have 200 000 gates to synthesize and I work on the server of my school. I can't make the synthesis directly because of this server so I want to elaborate all the design and synthesize each blocks separately. After I will read all the .v file and redo the synthesis which now the server can support.   

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • jojo57006
    jojo57006 over 11 years ago

    My goal is to make the low power multi vdd synthesis of my design : design/top_rs232

    I have 200 000 gates to synthesize and I work on the server of my school. I can't make the synthesis directly because of this server so I want to elaborate all the design and synthesize each blocks separately. After I will read all the .v file and redo the synthesis which now the server can support.   

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information