• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Multi corner workaround with RC?

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 61
  • Views 15969
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Multi corner workaround with RC?

archive
archive over 18 years ago

Hi,

I need advice related to WC and WCL corners.  Thanks.

At very small geometry, a std cell delay can be slower with decreasing temperature.  As a result, we have a new corner named WCL. It is the same as WC except that temperature is at -40 degree and not 125 degree. Compare between WC and WCL, a std cell is not always slower or faster at one corner.  As delays are modelled as 7x7 table for rise/fall/rise_transition/fall_tranisiton, a cell can be faster/slower in some of the entries at WC or WCL.

My question is how do I get the best possible result in term of timing, leakage, dynamic power and area with RC.  The easy answer is to use multi-corner approach that is available in SoC. But multi-corner is not available in RC and I think runtime will increase.

Any workaround you can recommend ?

Regards,
Eng Han


Originally posted in cdnusers.org by EngHan
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Hi EngHan,

    I had a similar issue and used the power_library attribute to address this. The attribute allows you to specify a different corner library for the power analysis. This can be specially important when using multiVT libraries since some libraries show very little difference in leakage in such low temperatures.

    good luck,
    gh-


    Originally posted in cdnusers.org by grasshopper
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Hi EngHan,

    I had a similar issue and used the power_library attribute to address this. The attribute allows you to specify a different corner library for the power analysis. This can be specially important when using multiVT libraries since some libraries show very little difference in leakage in such low temperatures.

    good luck,
    gh-


    Originally posted in cdnusers.org by grasshopper
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information