• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. RC see paths through the memories.

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 61
  • Views 14063
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RC see paths through the memories.

archive
archive over 18 years ago

Hi All,

I see violating paths from ports through memory (D->Q) to the register.
These paths should not appear, because memory is sequential element and all the paths to D pin should stop there, but they don't.
Have anyone saw similiar issue?
Can I just disable timing arcs from D to Q inside the memories?
Thank you in advance,


Originally posted in cdnusers.org by Stalker
  • Cancel
Parents
  • archive
    archive over 18 years ago

    As commented by gh this may be a case of AWT. The best way is indeed to disable the offending arcs.
     Another check you can make is by opening your libery files for the memory and grep for "mode" statement, you are then likely so see a functional mode and  AWT mode, for now RC does not recognize the mode statement. The presence of mode statements further will confirm that you can not solve this problem by setting consatants on test mode pins but only by disabling arcs.
    -Madhu


    Originally posted in cdnusers.org by madhun
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    As commented by gh this may be a case of AWT. The best way is indeed to disable the offending arcs.
     Another check you can make is by opening your libery files for the memory and grep for "mode" statement, you are then likely so see a functional mode and  AWT mode, for now RC does not recognize the mode statement. The presence of mode statements further will confirm that you can not solve this problem by setting consatants on test mode pins but only by disabling arcs.
    -Madhu


    Originally posted in cdnusers.org by madhun
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information