• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. dft settings during DFT scan insertion

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 62
  • Views 17974
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

dft settings during DFT scan insertion

tanyacool
tanyacool over 12 years ago

 hi,

 i am totally new to DFT and using RC tool for scan insertion. Some attributes settings needs to be done during synthesis.

can anyone please list them out for scan insertion settings.

 

thanks 

tanya

  • Cancel
Parents
  • grasshopper
    grasshopper over 12 years ago

     Hi Tanyacool,

     I am not sure I fully understand your requirements but let me take a stab.

    By default,  RC maps seqs to scan equivalent provided they pass DFT rules (TDRCs)

    If you do not have control over RTL or do not want to address TDRCs in RTL you can

     (1) proceed with whatever % of TDRC-ready seqs you get

    (2) use the following attribute set to force_all resulting in all seqs with scan equivalent replaced

    attribute name: dft_scan_map_mode
              category: dft (controls design for test)
           object type: design
           access type: read-write
             data type: DftScanMapModeEnum
         default value: tdrc_pass
                  help: DFT scan conversion mode {tdrc_pass | preserve | force_all}.
     

    (3) use the command fix_dft_violations to address TDRCs 

     Note that TDRC status is tagged upon runing the command check_dft_rules

    Scan replacement happens during incremental synthesis

    scan connection will not happen unless your seqs have been scan replaced

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • grasshopper
    grasshopper over 12 years ago

     Hi Tanyacool,

     I am not sure I fully understand your requirements but let me take a stab.

    By default,  RC maps seqs to scan equivalent provided they pass DFT rules (TDRCs)

    If you do not have control over RTL or do not want to address TDRCs in RTL you can

     (1) proceed with whatever % of TDRC-ready seqs you get

    (2) use the following attribute set to force_all resulting in all seqs with scan equivalent replaced

    attribute name: dft_scan_map_mode
              category: dft (controls design for test)
           object type: design
           access type: read-write
             data type: DftScanMapModeEnum
         default value: tdrc_pass
                  help: DFT scan conversion mode {tdrc_pass | preserve | force_all}.
     

    (3) use the command fix_dft_violations to address TDRCs 

     Note that TDRC status is tagged upon runing the command check_dft_rules

    Scan replacement happens during incremental synthesis

    scan connection will not happen unless your seqs have been scan replaced

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information