Stats

  • Locked Locked
  • Replies 3
  • Subscribers 61
  • Views 15560
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

abort points

archive

i'm running an rtl2gate verification and i'm running into abort point issues.  the gate level netlist has scan and clock gating inserted.  i'm running version 05.10-s200

i have the "set flatten model -gated_clock" switch set. 

i've tried running a "compare effort high" run after the medium run.
i've tried "set compare option -part flow" (undocumented) with "compare effort low"

i've run out of ideas, and i can't find any documentation anywhere on how to deal with abort points.  the cone of logic doesn't seem to complicated: there are 3 DFFs and 1 PI feeding this cone. 

i was able to verify the same design using synopsys formality. 


Originally posted in cdnusers.org by crackoner
Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.