• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Rtl Compiler behaviour on clock

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 62
  • Views 13906
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Rtl Compiler behaviour on clock

tanyacool
tanyacool over 12 years ago

 hi,

 i had the doubt regarding the fact that how we can prevent the use of clock pin as a reset pin or a data pin.

do we need to do some changes in the SDC file or some attribute settings in the main rc script.

 

thanks 

tanvyacool

  • Cancel
Parents
  • grasshopper
    grasshopper over 12 years ago

     Hi Tanvyacool,

     I am not sure I understand the question. Ultimately, what do you expect the tools to do if your HDL says

     

    always @(posedge clk1) begin

      dataout <= clk2

     . . .

     similarly for the reset case. The lint report (report timing -lint -verbobse) will warn you about this but it ultimately up to the user to specify the design correctly. The HDL is correct and there is no other way to implement than to use clk2 as specified in HDL so other than warning you I am not sure what else can the tools do

     

    hope this helps,

    gh-

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • grasshopper
    grasshopper over 12 years ago

     Hi Tanvyacool,

     I am not sure I understand the question. Ultimately, what do you expect the tools to do if your HDL says

     

    always @(posedge clk1) begin

      dataout <= clk2

     . . .

     similarly for the reset case. The lint report (report timing -lint -verbobse) will warn you about this but it ultimately up to the user to specify the design correctly. The HDL is correct and there is no other way to implement than to use clk2 as specified in HDL so other than warning you I am not sure what else can the tools do

     

    hope this helps,

    gh-

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information