Stats

  • Locked Locked
  • Replies 12
  • Subscribers 61
  • Views 17405
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Help on CONFORMAL LEC flow using Synopsys's Design Compiler netlist

Rafeeq2129

I'm trying to setup flow for using CONFORMAL LEC with DC netlist, and facing few problems in mapping.

--> Conformal doesn't map the RTL(async neg reset) with its counterpart  in netlist(DC). 

---> Conformal Doesn't map the "SNPS_CLOCK_GATE_HIGH" latch 

 **************my dofile is as follows (till it goes into lec mode)

     reset

    set log file <  >

     "sourcing project specific variables"

    set undefined cell black_box

      add notranslate filepathnames <  >

      add search path

      read library -verilog2k  

       read design -noelaborate -verilog2k -nosensitive  -golden <>

         read design -noelab -systemverilog -nosensitive -golden <>

      elaborate design -golden <>

      read design  -verilog 2k -revised <>

        set flatten model -nomap -latch_transparent -latch_merge_port -seq_constant -gated_clock -seq_redundant -nodff_to_dlat_zero -verbose

 set system mode lec

 

*******************************************************************

 

please provide me the basic flow for CONFORMAL--DC netlist

 

regards,

rafeeq

 

Parents

  •  Hi Stark,

                    Thanks for providing me the basic flow. I was able to clear the aborts / unmapped points in my design using "analyze setup" , as was suggested to me in my case request.

     In the flow you mentioned, Can i use both "Flattened" and then "hierarchical flow" for my design?

    How much important is resource file for the analyze datapth command ?

     

    regards,

    rafeeq

     

Reply

  •  Hi Stark,

                    Thanks for providing me the basic flow. I was able to clear the aborts / unmapped points in my design using "analyze setup" , as was suggested to me in my case request.

     In the flow you mentioned, Can i use both "Flattened" and then "hierarchical flow" for my design?

    How much important is resource file for the analyze datapth command ?

     

    regards,

    rafeeq

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.