• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. RTL Compiler: VCD Annotation and CPF

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 63
  • Views 14944
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RTL Compiler: VCD Annotation and CPF

moogydmaxim
moogydmaxim over 12 years ago

Hi,

In RTL compiler, I have successfully used the following flow

- Read Verilog Netlist

- Read VCD Annotation Data between times t0 and t1 (Chip "Active")

- Report Power for "Active"

- Reset Design

- Read VCD Annaotation Data between  times t2 and t3 (Chip "Standby")

- Report Power for "Standby"

This has worked succesfully and reported "Active" and "Standby" power is as excpected

I am now trying to improve the flow by reading the CPF file, which defines the power modes. So, now I attempting to report power for each power mode, whilst also including the VCD annotation data.

Unfortunately, this does not seem to work. As far as I can tell, the VCD annotation data is not being used in the power calculation such that the power is the same in both "Active" and "Standby".

Has anyone used this flow? Should it work?

Thanks,

 Steven

 

  • Cancel
Parents
  • moogydmaxim
    moogydmaxim over 12 years ago

    Hi Fotis,

    Thanks for the feedback - it's good to have confirmation that what I am trying to work should work :-)

     When time permits, I will try with a later version of RC, and then I will pass the issue to our central EDA group, who will check further.

    Thanks again,

    Steven

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • moogydmaxim
    moogydmaxim over 12 years ago

    Hi Fotis,

    Thanks for the feedback - it's good to have confirmation that what I am trying to work should work :-)

     When time permits, I will try with a later version of RC, and then I will pass the issue to our central EDA group, who will check further.

    Thanks again,

    Steven

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information